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Abstract— In this paper, analytical expressions and design 
equations are presented for the class-E amplifier with the 
MOSFET nonlinear drain-source and linear gate-drain parasitic 
capacitances along with the external linear shunt capacitance. The 
class-E amplifier characteristics are presented as functions of the 
ratio of the sum of the external linear shunt capacitance and the 
MOSFET linear gate-drain capacitance to the MOSFET 
drain-source junction capacitance when the switch voltage is zero. 
Although the effect of the MOSFET linear gate-drain capacitance 
is similar to that of the external linear shunt capacitance on the 
design of the class-E amplifier with the square input voltage, the 
difference between their effects should be considered for the 
sinusoidal input voltage, which is one of the most important 
suggestions in this paper. Additionally, analytical expressions of 
output power capability is given, which is considerable affected by 
the external linear shunt capacitance. Two design examples are 
presented with taken into account the output power as design 
specification at 8.7-W output power and 4-MHz operating 
frequency along with the PSpice-simulations and experimental 
waveforms. 
Index Terms— External linear shunt capacitance, class-E 
ZVS/ZDVS conditions, output power, load resistance, nonlinear 
drain-to-source capacitance, linear gate-to-drain capacitance. 
I. INTRODUCTION 
IGH efficiency power amplifier is a main building block 
in the power consumption [1]–[3]. The class-E amplifier is 
an efficient solution to obtain high-efficiency in various 
applications [4]–[7]. The shunt capacitance is the most 
important component in the class-E amplifier for achieving the 
class-E zero-voltage switching and the zero-derivative voltage 
switching (ZVS/ZDVS) conditions [4]–[10]. The value of the 
shunt capacitance is large for low frequency operation, and the 
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MOSFET parasitic capacitance is small in total shunt 
capacitance that can be neglected. In this case, the external 
linear shunt capacitance is dominant [4]–[6]. The minimum 
shunt capacitance is the parasitic capacitance of the MOSFET, 
which depends on the MOSFET type. In addition, it is 
necessary to consider not only drain-source nonlinear 
capacitance [9]–[11] but also gate-drain linear capacitance 
[12]–[15] as the MOSFET parasitic capacitances. The required 
total shunt capacitance is uniquely determined when the 
operating frequency, dc-supply voltage, and output power are 
specified [14]. In other words, one of three specifications 
cannot be given if the shunt capacitance value is fixed. 
Therefore, it is very useful that the shunt capacitance value can 
be adjusted by adding the external linear shunt capacitance to 
the MOSFET in parallel form. 
The nonlinear effect of the MOSFET drain-source 
capacitance increases as the operating frequency increases. The 
analyses of the class-E amplifier with the MOSFET nonlinear 
drain-source parasitic capacitance and the external linear shunt 
capacitance were presented in [10]. In this paper, however, the 
effect of the MOSFET gate-drain parasitic capacitance was 
ignored, which yields the switch-voltage waveform errors [14]. 
Therefore, both the MOSFET gate-drain and drain-source 
capacitances should be considered at high frequencies 
[12]–[17], and it is quite difficult to estimate the linear shunt 
capacitance. 
The analysis of the class-E amplifier with the MOSFET 
nonlinear drain-source and linear gate-drain parasitic 
capacitances for both sinusoidal and square input voltage 
waveforms were carried out [14]. However, the load-resistance 
or the output power cannot be specified because the 
shunt-capacitance values should be fixed in these analyses. 
This is because that no external shunt capacitance is considered, 
and it is impossible to adjust the shunt capacitance values 
against the load-resistance or output power. This problem can 
be solved by designing the MOSFET with the required output 
parasitic capacitance value, which is not an easy task. 
Furthermore, under these assumptions, it is impossible to 
satisfy the specified load-resistance or output power and the 
class-E ZVS/ZDVS conditions simultaneously. Therefore, 
adding the external linear shunt capacitance to the MOSFET in 
the parallel form is an efficient and appropriate solution. In 
practical designs, it is required to specify the load resistance or 
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output power as a design specification for the class-E amplifier 
designs in various applications such as high-frequency electric 
process heating [18], DC-DC converters [19]–[26], and many 
power-electronics amplifiers [27]–[33]. 
Using the design method proposed in [34], it is possible to 
design of the class-E amplifier with the MOSFET linear gate- 
drain and nonlinear drain-source capacitances and the external 
linear shunt capacitance. The design approach in [34] is 
completely numerical design. Therefore, it is hard for many 
designers to use these numerical programs. In addition, with the 
design procedure in [34], all the design values are obtained 
simultaneously and directly. It is difficult to comprehend the 
relationships among the design specifications and element 
values. In this design approach, it is impossible to satisfy the 
specified load-resistance or output power and the class-E 
ZVS/ZDVS conditions simultaneously. The analytical 
expressions are valuable and useful, because they give the 
intuitive understanding of the circuit characteristics and 
mathematical information for designers, which cannot be 
obtained from circuit simulators and numerical approaches in 
[34]. 
The analytical expressions presented in this paper are valid 
for both the sinusoidal gate-source voltage and the square gate 
-source voltage, because the class-E amplifier is often driven by 
a sinusoidal signal in RF applications. As a result, when the 
dc-supply voltage and the output power or load-resistance are 
given as design specifications, analytical design equations 
show that the series-resonant-circuit elements and the external 
linear shunt capacitance are quite dependent on the input signal, 
which is one of the most important suggestions in this paper. 
This is because the gate-drain capacitance effect depends on the 
input voltage waveform. Actually, the big differences between 
the element values for the sinusoidal-waveform input and those 
for square-waveform input highlight the importance and impact 
of the proposed analysis. The analytical predictions agreed with 
the PSpice simulation and experimental results quantitatively, 
which proved the validity of the analytical expressions given in 
this paper. 
II. CIRCUIT DESCRIPTION AND PRINCIPLE OPERATION 
The ideal circuit topology of the class-E amplifier is shown 
in Fig. 1, which is composed of dc-supply voltage source VDD, 
MOSFET as the switching element S, dc-feed inductor LRFC, 
external shunt capacitance Ce, and series resonant filter L-C-R. 
The class-E switching conditions mean that both the switch 
voltage and the derivative of the switch voltage are zero at the 
switch turn-on instant, which are given by 
 
( ) 0,sv π =                                                                               (1) 
 
and 
 
0,s
dv
d θ πθ =
=                                                                           (2) 
 
respectively. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The MOSFET drain-source nonlinear parasitic junction 
capacitance with a nonlinear function is expressed as 
 
0 ,
1
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where biV is the built-in potential, which typical value is in 
the region from 0.5 to 0.9 V for silicon MOSFETs, sv is the 
voltage between the drain and source, 0jC is the junction 
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Fig. 1. The class-E amplifier. (a) Basic circuit topology. (b) 
Idealized equivalent circuit. 
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Fig. 2.  Nominal waveforms of the class-E amplifier. (a) Gate-source 
driving voltage waveform. (b) Drain-source voltage waveform. (c) 
Drain-source current waveform. (d) Output voltage. 
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capacitance at 0sv = , and m is the grading coefficient, which is 
typically selected as 0.5. Fig. 2 shows the nominal waveforms 
of the class-E power amplifier when the switch-off duty ratio is 
0.5, where thV is the bias voltage of the input signal, which is 
the same as the threshold voltage of the MOSFET. 
A. Circuit Description 
The analysis in this paper is based on the following 
assumptions. 
1) The shunt capacitance consists of the parasitic capacitances 
of the MOSFET and the external linear shunt capacitance Ce. 
The MOSFET parasitic capacitances are composed of the linear 
gate-drain capacitance Cgd and the nonlinear drain-source 
capacitance Cds for m=0.5, which is expressed by (3). 
2) The MOSFET is modeled as an ideal switching device with 
the parasitic capacitances. Namely, the MOSFET has infinite 
off-state resistance, zero on-state resistance, and zero switching 
time. 
3) The input voltage across the MOSFET gate-source is 
expressed by 
 
( ) sin( ) ,g g thv V Vθ θ= − +                                                       (4) 
 
where 2t ftθ ω π= = , f is the operating frequency, gV is the 
amplitude of input signal ( )gv θ , and thV is the bias voltage of 
the input signal, which is the same as the threshold voltage of 
the MOSFET. 
4) The inductance of the choke coil RFCL is high enough to 
neglect its current ripple. Therefore, the dc-supply current is 
regarded as a direct current IDD. 
5) The resonant inductor L is divided into Lr and Lx. The 
resonant filter Lr–C is an ideal resonant filter for the operating 
frequency, which has zero impedance and yields zero phase 
shift at the operating frequency. The reactance of Lx is used to 
perform the phase shift of the resonant filter output current. 
6) The quality factor of the resonant filter is defined as 
 
,LQ
R
ω
=                                                                                 (5) 
 
which is high enough to force a pure sinusoidal output current. 
The current through the L–C series-resonant circuit and the load 
resistance is sinusoidal at the operating frequency f 
 
( ) sin( ),o mi Iθ θ ϕ= +                                                             (6) 
 
where ϕ is a phase shift between the input voltage and output 
one, and Im is the amplitude of the load current. 
7) The duty ratio of the switch is fixed at D = 0.5, the switching 
pattern is as given in Table I. 
8) All elements including the MOSFET parasitic capacitances 
have no parasitic resistance. 
Following the above assumptions, the equivalent circuit of 
the class-E power amplifier in this analysis can be obtained as 
shown in Fig. 1(b). 
 
 
 
 
 
B. Waveforms of Switch Voltage and Current 
From the assumptions 4 and 6, the current through the 
MOSFET and the external shunt capacitance is 
 
( ) sin( ).tot DD mi I Iθ θ ϕ= − +                                                 (7) 
 
The switch current during the switch-off state, is given as 
 
( ) 0,si θ =        for 0 .θ π< ≤                                                  (8) 
 
Moreover, from assumption 3, the voltage across the MOSFET 
linear gate-drain capacitance is expressed by 
 
sin( ) ,C s g s g thgdv v v v V Vθ= − = + −  or 0 .θ π< ≤               (9) 
 
From Kirchhoff’s current law, the relationship for the current 
is 
 
( ) ( ) ( ) ( ) ( )tot C C C sgd ds ei i i i iθ θ θ θ θ= + + +  
0
1
Cgd j s
gd e
s
bi
dv C dv
C C
d dv
V
ω ω
θ θ
 
 
 = + + 
 + 
 
  
( )0 sin ,
1
j s
gd e gd g
s
bi
C dv dC C C V
d dv
V
θ
ω ω
θ θ
= + + +
+
          (10) 
 
where Cgdi , Cdsi , and Cei are the current through 
the gdC  , dsC  and eC , respectively. From (1) and (10), the 
following expression is obtained 
 
( )0 ' ' '
'0 0
cos( )
1
sv j
gd e s gd g
s
bi
C
C C dv C V d
v
V
θ
ω ω θ θ+ + +
+
∫ ∫  
' '
,
0
( ) ,
eS Ci d
θ
θ θ= ∫       for 0 .θ π< ≤                                   (11) 
 
The switch voltage for 0 θ π< ≤ is obtained in the analytical 
form by performing the integration of (11), as 
 
TABLE I  
SWITCHING PATTERN 
 0 θ π≤ <  2π θ π≤ <  
Switch OFF ON 
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2
1 2 1 2 1 2 1 2
2 1 1 2 ( )( ) ( ) 1 ,bis
V hv h θθ θ
γ γ γ γ γ γ γ γ
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(12) 
 
where 
 
[ ]
0
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( ) 1,
2
DD m gd g
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I I C V
h
C V
θ θ ϕ ϕ ω θ
θ
ω
+ + − −
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(13) 
 
1
0
,gd
j
C
C
γ =                                                                             (14) 
 
and 
 
2
0
.e
j
C
C
γ =                                                                             (15) 
 
In (14) and (15), Cj0 and Cgd are given as the design 
specifications and Ce is obtained to design of the class-E 
amplifier. From ZVS condition in (1) and (12), one obtains 
 
( ) 1.h π =                                                                               (16) 
 
From (13) and (16), the dc-supply current is 
 
2 cos
.mDD
I
I
ϕ
π
=                                                                 (17) 
 
Additionally, by substitutingθ π= and (2) into (7) and (10), 
one obtains 
 
sin 0.DD m gd gI I C Vϕ ω+ + =                                              (18) 
 
The dc-supply power and the output power are expressed as 
 
,I DD DDP V I=                                                                      (19) 
 
and 
 
2
,
2
m
o
RI
P =                                                                            (20) 
 
respectively. From the assumptions 2 and 8, the power 
conversion efficiency is 100 %, namely, 
 
2
1.
2
o m
I DD DD
P RI
P V I
η = = =                                                      (21) 
 
From (17) and (21), the ratio of the load resistance to input 
resistance RI is 
 
4cos .m
I DD
I RR
R V
ϕ
π
= =                                                           (22) 
 
The amplitude of the output voltage is 
 
4 cos
.DDm m
VV RI ϕ
π
= =                                                     (23) 
 
From (17) and (22), the dc-supply current is also expressed 
by 
 
2
2
8 cos
.DDDD
VI
R
ϕ
π
=                                                            (24) 
 
The dc-supply voltage, which is the same as the average 
value of the switch voltage, namely, 
2
0
1 ( )
2DD s
V v d
π
θ θ
π
= ∫
 
2
1 2 1 2 1 2 1 2
0
21 1 1 2 ( )( ) 1 .
2
biV hh d
π
θ
θ θ
π γ γ γ γ γ γ γ γ
 
  = + − + +  + + + +   
∫
(25) 
 
By expanding the integration function in (25), one has 
 
( )
2
1 2 1 2 1
4cos sin 21DD
bi
V A
V A
ϕ ϕ ππ
π
π γ γ γ γ π
 − −
= + + + + 
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where 
 
0
1 ,
j bi
DD
C RV
A
V
ω
=                                                                  (27) 
 
and 
 
1 0
2 .
j g
DD
C RV
A
V
γ ω
=                                                               (28) 
 
The integration in (26) does not have an analytical solution, 
but it can be solved numerically. By substituting (22) and (24) 
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TABLE II.  
PARAMETERS OF THE MOSFETS 
 Vbi (V) Vth (V) Cj0 (pF) Cgd (pF) γ1 
IRF510 0.8 3.70 366.5 40.1 0.1094 
IRF540 0.8 3.14 2408 419 0.1739 
 
 
Fig. 4. 2γ as a function of 0jC Rω for 25DD biV V = , and fixed values 
of 1γ and g DDV V . 
into (18), one obtains 
 
2 1 0
2
8cos 4cos sin 0.j g
DD
C RV
V
γ ωϕ ϕ ϕ
ππ
+ + =                         (29) 
 
(26) and (29) are expressed as functions of 0jC Rω , 
1γ , 2γ  , DD biV V , g DDV V , and ϕ . In these parameters, Vbi 
and 1γ can be determined by selecting the MOSFET. Therefore, 
when four of ω , R , VDD, Vg, and 2γ are given as design 
specifications, the other parameter and the phase shift can be 
obtained using the Newton’s method to solve (26) and (29). 
This approach is validated with the circuit design examples. 
The expression for the square gate-source voltage is obtained 
by substituting 0g DDV V = in (26) [14]. Therefore, the phase 
shift in (29) is -0.567 rad, which is identical to the result in [10] 
and [14]. In this case, 2A in (28) is zero then (26) is expressed 
as a function of ( )1 21 γ γ+ . Consequently, the effect of the 
linear gate-drain capacitance and the external linear one are 
merged and just the sum of them should be considered for 
achieving the class-E ZVS/ZDVS conditions when the class-E 
amplifier is driven by the square waveform. Conversely, when 
Vg is not zero, which means sinusoidal input signal, the effects 
of linear gate-drain capacitance and external linear capacitance 
should be considered separately. 
III. DISCUSSIONS AND COMPARISONS FOR MOSFETS 
In this paper, two kinds of MOSFETs IRF510 and IRF540 
from International Rectifier [35] are considered. These 
MOSFETs parameters that obtained from the PSpice MOSFET 
models are given in Table II. 
 
Fig. 3 shows ϕ as a function of DD biV V for fixed values 
of 2γ and Vg, which is obtained by solving (26) and (29).  
Figs. 3(a) and (b) are obtained for IRF510 MOSFET and 
IRF540 MOSFET, respectively. 
It is seen from Fig. 3 thatϕ increases as 2γ increases for the 
fixed value of DD biV V , which means that the external shunt 
capacitance prepared one degree of the design freedom in 
comparison with the class-E amplifier with only MOSFET 
nonlinear drain-source parasitic capacitance as shunt 
capacitance in [14]. Additionally, ϕ  converges to -0.567 rad 
for zero gate-drain capacitance and the square gate-source 
voltage, which are identical to results in [10] and [14]. 
It is seen from (29) thatϕ is always -0.567 rad for the square 
gate-source voltage, namely Vg = 0, regardless of the MOSFET 
type and the external linear shunt capacitance. 
 
Fig. 4 shows 2γ as a function of 0jC Rω for 25DD biV V =  
and the fixed values of g DDV V and 1γ . It is seen from Fig. 4 
that 2γ increases as 0jC Rω decreases because the required 
external linear shunt capacitance increases. It is also seen 
that 2γ for the square input voltage is higher than that for the 
sinusoidal input voltage. 
 
 
 
       (a) 
 
       (b) 
Fig. 3. ϕ  as a function of DD biV V for fixed values of 2γ , 1 0γ =  , 
and 0gV = . (a) The IRF510 MOSFET. (b) The IRF540 MOSFET. 
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Fig. 5 shows 0jC Rω as a function of DD biV V for fixed 
values of 2γ , and Vg = 0 and Vg = 6 V. It seen form Fig. 5 that 
the load resistance is determined uniquely, when 2γ is fixed. In 
[14], 2γ was equal to zero and the load-resistance cannot be 
given as design specification, which is the main drawback of 
the class-E amplifier with only the MOSFET parasitic 
capacitances. Therefore, the external linear shunt capacitance is 
regarded as an adjustment parameter to satisfy the class-E 
ZVS/ZDVS conditions for specified f, VDD, Vbi, and R. 
IV. VOLTAGE ACROSS RESONANT-CIRCUIT REACTANCE AND 
DESIGN EQUATIONS 
The sum of the output voltage and the fundamental 
component of the voltage across the reactance xL , which is 
shown in Fig. 1 (b), is expressed as 
 
1 1 1( ) sin( ),v Vθ θ ϕ= +                                                           (30) 
 
where 
 
2
1 1 ,
x
m
L
V V
R
ω 
= +  
 
                                                         (31) 
 
and 
 
1 arctan .
xL
R
ω
ϕ ϕ  = +  
 
                                                       (32) 
 
From the assumption 5, the resonant filter is an ideal filter for 
the operating frequency. Therefore, the reactance of the series 
resonant filter rL C− is zero at the operating frequency. 
Therefore, the Fourier integral is expressed as 
 
2
1
0
1 ( )cos( ) 0.sv d
π
θ θ ϕ θ
π
+ =∫                                           (33) 
 
From (33), the analytical expression for 1ϕ is given by 
 
1 2
2
0
1 2 1 2
1
1 2
2
0
1 2 1 2
1 ( )
cos
1 2 ( ) 1
tan .
1 ( )
sin
1 2 ( ) 1
h
d
h
h
d
h
π
π
θ
γ γ
θ θ
θ
γ γ γ γ
ϕ
θ
γ γ
θ θ
θ
γ γ γ γ
 + − + 
 
  + +  + +  =
 + − + 
 
  + +  + +  
∫
∫
             (34) 
 
This expression has no analytical solution but numerical one. 
The value of 1ϕ , which is a function of 0jC Rω , 1γ  , 2γ  , 
DD biV V , and g DDV V , is obtained by solving (34) 
numerically when the design specifications are given. From 
(32), the reactance xL is given as 
 
( )1tan .x
RL ϕ ϕ
ω
= −                                                             (35) 
 
Fig. 6 shows 2 j0 xC Lω as a function of 2γ  for 
25DD biV V = and the fixed values of g DDV V and 1γ . It is 
seen that 2 j0 xC Lω decreases as 2γ increases, and it depends on 
the gate-source voltage waveform. 2 j0 xC Lω for the square 
gate-source voltage is higher than that for the sinusoidal gate- 
source voltage. This is because the external shunt capacitance 
and the gate-drain parasitic capacitance have same effects, 
which lead to decrement of the total shunt capacitance. 
Moreover, 2 j0 xC Lω is almost constant when 2γ is higher than 
10. 
 
       (a) 
 
       (b) 
Fig. 5. 0jC Rω as a function of DD biV V for fixed values of 2γ , sinusoidal 
(solid line) and square (dash line) gate-source voltage. (a) The IRF510 
MOSFET. (b) The IRF540 MOSFET. 
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V. OUTPUT POWER CAPABILITY 
The output power capability is defined as [10]: 
 
 
max ,max ,maxmax
1 ,DD DDp
s MOS MOSs
DD DD
V Ic
V I IV
V I
= =                   (36) 
 
where maxSV and ,maxMOSI are the peak switch voltage and 
current, respectively. The peak switch voltage is expressed by 
 
 
 max
max
( )S s
DD DD
V v
V V
θ θ
θ
=
=  
( )
max
1 2
2
1 2 max
1 2 1 2
1 ( )
2
,
2 ( )1 1
bi
DD
h
V
V h
θ
γ γ
γ γ θ
γ γ γ γ
 + − + 
=  +   + +  + +  
                (37) 
 
where maxθ is satisfies 
 
max
max max
( )
sin( ) cos 0.s DD m gd g
dv
I I C V
d θ θ
θ
θ ϕ ω θ
θ =
= − + − = 
(38) 
 
The peak switch current ,maxMOSI appears during the switch 
on state when ϕ is in the range of 2 2π ϕ π− < ≤ . It is 
confirmed from Fig. 3 that the range ofϕ satisfies this condition. 
Consequently, the maximum switch current is 
 
,max ,MOS DD mI I I= +       for 
3 .
2
π
θ ϕ= −                          (39) 
 
Therefore, from (22), (24) and (39), the normalized 
maximum switch current is 
 
,max 1 1 .
2cos
MOS m
DD DD
I I
I I
π
ϕ
= + = +                                     (40) 
 
By substituting (37) and (40) into (36), the analytical 
expression for the output power capability is given by 
 
( )
[ ]
1 2
max
1 2
2
max
1 2 1 2
cos
.
1 ( )
2cos
2 ( )1 1
DD
p
bi
V
c
h
V
h
γ γ ϕ
θ
γ γ
ϕ π
θ
γ γ γ γ
+
=
 + − + 
× + 
  + +  + +  
      (41) 
 
Fig. 7 shows the output power capability pc as a function 
of 2γ for 25DD biV V = , and fixed values of g DDV V and 1γ . It 
is seen from Fig. 7 that pc for the sinusoidal gate-source voltage 
is lower than that for the square gate-source voltage for any 
value of 2γ . Also, pc increases as 2γ an increase, which means 
that the external linear shunt capacitance makes pc to get higher. 
On the other hand, higher 1γ leads to higher pc . Therefore, 
including the load resistance as design specifications then 
obtain the required shunt capacitance is quite important to 
determine the output power capability, when the MOSFET is 
selected. 
VI. DESIGN EXAMPLES AND DISCUSSIONS 
A. Derivation of the Element Values and Design Procedure 
Usually, the input parameters as design specifications for the 
 
Fig. 6. 2 j0 xC Lω as a function of 2γ for 25DD biV V = , and fixed values 
of 1γ and g DDV V . 
 
Fig. 7. pc as a function of 2γ for 25DD biV V = , and fixed values of 1γ and 
g DDV V . 
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class-E amplifier are: operating frequency f, available 
dc-supply voltage VDD, output power Po or load-resistance R, 
loaded-quality factor Q. Moreover, the power discrete 
MOSFET is used as a switch device.  The discrete MOSFET 
has fixed values of Vbi, Cj0 and Cgd, which are design 
specifications when the MOSFET is selected. From these 
design specifications, ϕ  and 2γ can be obtained by 
simultaneously solving of (26) and (29). Therefore, it is 
necessary to determine the value of the external linear shunt 
capacitance Ce from the fixed values of Cj0, Cgd, and the 
load-resistance R, which are given as design specifications. The 
external linear shunt capacitance can be obtained from (15). 
Consequently, the element values are obtained from (5) and 
(35), which are given in section II. 
B. Simulation and Measurement Procedure 
The design specifications for two design examples are 
dc-supply voltage 20DDV = V, operating 
frequency 4f = MHz, output power Po = 8.7 W, and loaded 
quality factor 10Q = . The IRF510 MOSFET is selected as the 
switching device. The parameters of the IRF510 MOSFET can 
be obtained from the PSpice model provided by the 
manufacturer International Rectifier [35]. 
In this section, two design examples are given, one is for the 
sinusoidal gate-source voltage and the other is for the square 
gate-source voltage. For the sinusoidal gate-source voltage, the 
amplitude of the gate-source voltage is specified as 6gV = V. 
Therefore, 0.3g DDV V = and 1 0.1094γ = are given. From (22), 
(24), (26) and (29), 0.575ϕ = − rad and 2 0.4321γ = were also 
obtained. Hence, from (15) the external shunt capacitance is 
 
12
2 0 0.4321 366.5 10 158.37e jC Cγ
−= × = × × = pF.           (42) 
 
Therefore, from the design procedure in section II the 
element values are obtained as given in Table III. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The peak switch voltage, i.e., VSM is 24.1 % lower than the 
breakdown drain-source voltage of IRF510 MOSFET. 
Therefore, it is possible to implement the class-E amplifier with 
the IRF510 MOSFET. The expression for the square 
input-voltage waveform is obtained by substituting 0gV =  [14]. 
Therefore, following the similar design procedure described 
above, it is possible to obtain the element values for the square 
gate-source voltage, as given in Table III. It is seen from Table 
III that the element values are dependent on the input signal, 
which means that it is quite important to consider the MOSFET 
linear and nonlinear parasitic capacitances for the class-E 
amplifier with a linear external shunt capacitance. For the 
second design example, the given design specifications in the 
first design example remained unchanged. Similar to the 
sinusoidal gate-source voltage design example, the peak switch 
voltage, and the peak switch current, for the square gate-source 
voltage are given in Table III, where the peak switch voltage, 
i.e., VSM is 26.2 % lower than the breakdown drain-source 
voltage of the IRF510 MOSFET. Therefore, the IRF510 
MOSFET is suitable for implementation of the class-E 
amplifier not only with the sinusoidal gate-source voltage but 
also with the square gate-source voltage. 
Figs. 8 and 9 show the waveforms obtained from the 
theoretical expressions, PSpice simulations, and circuit 
experiments for the first and second designed class-E 
amplifiers, respectively. For obtaining the steady-state 
behaviors, long-time transient-analysis simulations are carried 
out for 100ns in the simulation time and the last one-period 
waveforms are shown as PSpice simulation waveforms for two 
design examples. For calculation power conversion efficiency, 
the measured value of the parasitic resistances, which are 
measured by a LCR meter of HP4284A, were used. In the 
experimental measurements, all the powers are measured by a 
digital Multimeter of 34401A. 
 
The theoretical predictions, simulations and measurements 
results for the sinusoidal gate-to-source voltage and the square 
gate-to-source voltage are summarized in Table IV and V, 
respectively. In the first circuit design example, the 
experimental value of the peak switch voltage, i.e., VSM is 74.9 
 
Fig. 8. Class-E power amplifier waveforms from theoretical expressions, 
PSpice simulations, and circuit experiment for the sinusoidal 
gate-to-source voltage. 
TABLE III 
THE VALUES OF THE ELEMENTS AND PEAK SWITCH VOLTAGE 
AND CURRENT FOR THE SINUSOIDAL AND SQUARE 
GATE-TO-SOURCE VOLTAGE 
 Sinusoidal Square 
R (Ω) 
21.2 28.9 
γ2 
0.4321 0.6639 
Ce (pF) 
158.37 243.31 
L (μH) 8.43 11.49 
Lr (μH) 5.42 7.02 
C (pF) 291.8 225.5 
LRFC (μH) 37.1 50.57 
VSM (V)1 75.4 73.8 
ISM (A)2 1.248 1.245 
1 Peak switch voltage. 2 Peak switch current. 
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V, and the experimental value of the output voltage amplitude 
Vm is 18.9 V. 
 
 
In the second circuit design example, the experimental value 
of the peak switch voltage, i.e., VSM is 72.4 V, and the 
experimental value of the output voltage amplitude, i.e., Vm is 
21.9 V. The measured efficiency for the sinusoidal gate-source 
voltage and the square gate-source voltage is 91.6 % and 
92.9 %, respectively, at 4-MHz operating frequency. It is 
shown in section III that when the amount of the load-resistance 
decreases, the peak voltage seen at the drain decreases. 
Therefore, in order to obtain a specified reduced peak voltage 
while optimization of the efficiency at the low supply voltages, 
the decrement of the load-resistance and proper selection of the 
designed value of the dc-supply voltage is used. In two circuit 
design examples, the measured values of the load-network 
components are in good agreement with the theoretical 
predictions for the tested value of the load resistance. 
VII. CONCLUSION 
The analytical expressions for the design of the class-E 
amplifier with the linear and nonlinear shunt capacitances and 
the MOSFET linear gate-drain capacitance for satisfying the 
class-E ZVS/ZDVS conditions are presented. Although, for the 
square gate-source voltage, the effects of the MOSFET linear 
gate-drain capacitance and the external linear shunt capacitance 
are similar, for the sinusoidal gate-source voltage, their effects 
are considerably different, as given in the analytical 
expressions. This is because the gate-drain capacitance effect 
depends on the input voltage waveform, but the external linear 
capacitance effect is independent of that. Actually, the big 
differences between the element values for the 
sinusoidal-waveform input and those for square-waveform 
input highlight the importance and impact of the proposed 
analysis. 
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